NIELIT A Level July, 2014 A5-R4: STRUCTURED SYSTEM ANALYSIS & DESIGN

NIELIT A Level July, 2014

A5-R4: STRUCTURED SYSTEM ANALYSIS & DESIGN

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)

1.1 Which step of SDLC performs cost-benefit analysis?
A) Coding
B) Testing
C) Design
D) None of the above
1.2 Project planning is done by
A) Gantt
B) State visits
C) Spiral Model
D) COCOMO

Online MCQ Test Project

This is online test software for desktop computer. This software has 50 set object type question. Each set comprise 50 MCQ type question. When user select an answer through radio button then if select option is right then it become green otherwise red, in case of wrong answer then selected radio button remain red and right answer will be green. So this will help to memories answer in a easy way.

Key feature

• MCQ type question
• 10 papers set each set have 50 questions.
• An easy way to memories 500 question
• Red, Green pattern which help to learn in effective way
• This project is suitable for BCA,MCA,PGDCA,O Level,A Level etc

Billing Project VB.Net

This is live project for an architecture business billing system. It is complete project in VB.net with full source code you can use this for project, practice or whatever you wish ….. I just need one thing by you like my FB page right side on this page and share it to your friend. Technical details are following

NIELIT A Level January, 2015 A5-R4: STRUCTURED SYSTEM ANALYSIS & DESIGN

NIELIT A Level January, 2015

A5-R4: STRUCTURED SYSTEM ANALYSIS & DESIGN

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)

1.1 Which statement best reflects the role of a systems analyst?
A) Systems analysts focus basically on how a system works.
B) Systems analysts must understand business requirements as well as technical requirements.
C) Systems analysts’ primary job is to manage projects.
D) the most common work performed by a systems analyst is programming.
1.2 Which of the following is a true statement regarding the SDLC phases?
A) The SDLC is not iterative.
B) The life cycle is always a sequentially ordered set of phases.
C) It is not possible to complete some activities in one phase in parallel with those of another
phase.
D) The life cycle may be thought of as a circular process in which the end of the useful life of one
system leads to the beginning of another project to develop a new version of or replace an
existing system.

NIELIT A Level July, 2015 A5-R4: STRUCTURED SYSTEM ANALYSIS & DESIGN

NIELIT A Level July, 2015

A5-R4: STRUCTURED SYSTEM ANALYSIS & DESIGN

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)

1.1 The next major step before system design and after feasibility study is
A) Analysis
B) Equipment selection
C) Implementation
D) Testing
1.2 ________ is a collection of programs written to service other programs.
A) Application S/W
B) Real Time S/W
C) Business S/W
D) System S/W

NIELIT A Level January, 2016 A5-R4: STRUCTURED SYSTEM ANALYSIS & DESIGN

NIELIT A Level January, 2016

A5-R4: STRUCTURED SYSTEM ANALYSIS & DESIGN

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)

1.1 The main objective of feasibility study is:
A) To assess whether it is possible to meet the requirements specifications.
B) To assess if it is possible to meet the requirements specified subject to constraints of budget,
human resource and hardware
C) To assist the management in implementing the desired system
D) To remove bottlenecks in implementing the desired system
1.2 Which decision structure you should use when the sequence of conditions and actions is
critical?
A) a decision tree
B) a decision table
C) a structured English
D) all of the above

Syllabus Structured System Analysis and Design

NIELIT A Level 

Structured System Analysis and Design

Syllabus

Objective of the Course

The Objective of the course is to provide the necessary skills, learning and exposure in developing an information system. The student should be able to develop an understanding of the general principles and purpose of systems analysis and design; apply key techniques from a standard methodology. He should have knowledge of information systems and be able to prepare the physical design of an information system

NIELIT A Level July, 2010 A4-R4: COMPUTER SYSTEM ARCHITECTURE

NIELIT A Level July, 2010

A4-R4: COMPUTER SYSTEM ARCHITECTURE

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “tear-off” answer sheet attached to the question paper, following

instructions therein. (1x10)
1.1 Which of the following is NOT the key distinguishing feature of a microprocessor
A) Clock Speed
B) L1 Cache
C) Number of transistors
D) Capacity of the Hard Disk
1.2 The two's complement of binary number 11001 is
A) 00111
B) 00110
C) 11000
D) 11001

Nielit A Level January, 2011 A4-R4: COMPUTER SYSTEM ARCHITECTURE

Nielit A Level January, 2011

A4-R4: COMPUTER SYSTEM ARCHITECTURE

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “tear-off” answer sheet attached to the question paper, following instructions therein. (1x10)

1.1 An arithmetic shift-right is equivalent to
A) multiplying the number by 2
B) dividing the number by 2
C) changing the sign of the number
D) reversing the number
1.2 The computer can be interrupted if
A) IEN= 0, FGI=0
B) IEN= 0, FGI=1
C) IEN= 1, FGI=0
D) IEN= 1, FGI=1

Nielit A Level July, 2011 A4-R4: COMPUTER SYSTEM ARCHITECTURE

Nielit A Level July, 2011

A4-R4: COMPUTER SYSTEM ARCHITECTURE

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “tear-off” answer sheet attached to the question paper, following instructions therein. (1x10)

1.1 The hardware which is responsible for executing machine language instructions can be built
using large number of few basic building blocks, which are called
A) Control Unit
B) CPU
C) Logic gates
D) None of the above
1.2 The output depends both on the current inputs as well as on how it got to the current state in
A) Combinational circuits
B) Sequential circuits
C) In both – combinational and sequential circuits
D) None of the above

A Level January, 2012 A4-R4: COMPUTER SYSTEM ARCHITECTURE

A Level  January, 2012

A4-R4: COMPUTER SYSTEM ARCHITECTURE

TOTAL TIME: 3 HOURS TOTAL MARKS: 100
(PART ONE – 40; PART TWO – 60)

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “tear-off” answer sheet attached to the question paper, following instructions therein. (1x10)

1.1 The circuit given below is

A) Combinational
B) Sequential
C) Hybrid
D) Analog
1.2 Which one of the following is universal gate?
A) AND
B) OR
C) NOR
D) NOT

A Level July, 2012 A4-R4: COMPUTER SYSTEM ARCHITECTURE

A Level July, 2012

A4-R4: COMPUTER SYSTEM ARCHITECTURE

TOTAL TIME: 3 HOURS TOTAL MARKS: 100
(PART ONE – 40; PART TWO – 60)

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “tear-off” answer sheet attached to the question paper, following instructions therein. (1x10)

1.1 A combinational circuit which performs arithmetic addition of three bits is called
A) Half–adder
B) Full–adder
C) Double–adder
D) None of the above
1.2 Storage capabilities are not provided in
A) ROM
B) RAM
C) Secondary Storage
D) None of the above

A Level January, 2013 A4-R4: COMPUTER SYSTEM ARCHITECTURE

A Level January, 2013

A4-R4: COMPUTER SYSTEM ARCHITECTURE

TOTAL TIME: 3 HOURS TOTAL MARKS: 100
(PART ONE – 40; PART TWO – 60)

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “tear-off” answer sheet attached to the question paper, following instructions therein. (1x10)
1.1 Conversion of hexadecimal number 6B2 to its binary number equivalent is
A) 111100011011
B) 011011010101
C) 011010110010
D) 011011000010
1.2 Which of the following registers is used to keep track of the address of the next instruction?
A) Memory Address Register
B) Instruction Register
C) Program Counter
D) Memory Data Register

A Level July, 2013 A4-R4: COMPUTER SYSTEM ARCHITECTURE

A Level July, 2013

A4-R4: COMPUTER SYSTEM ARCHITECTURE

TOTAL TIME: 3 HOURS TOTAL MARKS: 100
(PART ONE – 40; PART TWO – 60)

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)
1.1 Which one among the following 2 Input logic gates can be used to implement any other 2 Input
Logic gates?
A) AND
B) EX-OR
C) OR
D) NOR
1.2 What is the FAN-OUT of any standard TTL Logic Gate?
A) 2
B) 1
C) 10
D) 5

A Level January, 2014 A4-R4: COMPUTER SYSTEM ARCHITECTURE

A Level January, 2014
A4-R4: COMPUTER SYSTEM ARCHITECTURE

TOTAL TIME: 3 HOURS TOTAL MARKS: 100
(PART ONE – 40; PART TWO – 60)

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)

1.1 The no. of minterms in a truth table of n variables
A) n2
B) 2n
C) 2*n
D) n!
1.2 The algebraic function for XOR logic gate with two inputs A and B is
A) AA’ + BB’
B) A(A+B)
C) AB+A’B’
D) A’B+AB’

Nielit July, 2014 A4-R4: COMPUTER SYSTEM ARCHITECTURE

Nielit July, 2014
A4-R4: COMPUTER SYSTEM ARCHITECTURE
NOTE:
1. There are TWO PARTS in this Module/Paper. PART ONE contains FOUR questions and
PART TWO contains FIVE questions.
2. PART ONE is to be answered in the OMR ANSWER SHEET only, supplied with the
question paper, as per the instructions contained therein. PART ONE is NOT to be
answered in the answer book.
3. Maximum time allotted for PART ONE is ONE HOUR. Answer book for PART TWO will be
supplied at the table when the answer sheet for PART ONE is returned. However,
candidates, who complete PART ONE earlier than one hour, can collect the answer book for
PART TWO immediately after handing over the answer sheet for PART ONE.

TOTAL TIME: 3 HOURS TOTAL MARKS: 100
(PART ONE – 40; PART TWO – 60)

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)

1.1 Von Neumann architecture of computer is mainly characterized by
A) Separate storage and signal path ways for their instructions and data
B) Stored- program concept emphasizing storing of data as well as the instructions to
manipulate that data, in the same way
C) Swiftly execution of program
D) None of the above
1.2 A refinement of SR flip-flop in which indeterminate condition of the SR type is defined as
A) JK Flip-flop
B) D Flip-flop
C) T Flip-flop
D) None of the above

Nielit A Level January, 2015 A4-R4: COMPUTER SYSTEM ARCHITECTURE

Nielit A Level January, 2015

A4-R4: COMPUTER SYSTEM ARCHITECTURE

NOTE:
IMPORTANT INSTRUCTIONS:
1. There are TWO PARTS in this Module/Paper. PART ONE contains FOUR questions and PART
TWO contains FIVE questions.
2. PART ONE is to be answered in the OMR ANSWER SHEET only, supplied with the question
paper, as per the instructions contained therein. PART ONE is NOT to be answered in the
answer book.
3. Maximum time allotted for PART ONE is ONE HOUR. Answer book for PART TWO will be
supplied at the table when the answer sheet for PART ONE is returned. However, candidates,
who complete PART ONE earlier than one hour, can collect the answer book for PART TWO

immediately after handing over the answer sheet for PART ONE.
TOTAL TIME: 3 HOURS TOTAL MARKS: 100
(PART ONE – 40; PART TWO – 60)

PART ONE
(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)

1.1 ________ is a circuit which has two stable states and can be used to store information.
A) Flip-flop
B) Logic circuit
C) Boolean circuit
D) Relational circuit

1.2 ________ selects one output signal from many input signals, hence it is also known as data
selector.
A) Encoder
B) Decoder
C) Multiplexer
D) Comparator

A Level July, 2015 A4-R4: COMPUTER SYSTEM ARCHITECTURE

A Level July, 2015

A4-R4: COMPUTER SYSTEM ARCHITECTURE

NOTE:
IMPORTANT INSTRUCTIONS:
1. There are TWO PARTS in this Module/Paper. PART ONE contains FOUR questions and
PART TWO contains FIVE questions.
2. PART ONE is to be answered in the OMR ANSWER SHEET only, supplied with the
question paper, as per the instructions contained therein. PART ONE is NOT to be
answered in the answer book.
3. Maximum time allotted for PART ONE is ONE HOUR. Answer book for PART TWO will be
supplied at the table when the answer sheet for PART ONE is returned. However,
candidates, who complete PART ONE earlier than one hour, can collect the answer book for
PART TWO immediately after handing over the answer sheet for PART ONE.

TOTAL TIME: 3 HOURS TOTAL MARKS: 100
(PART ONE – 40; PART TWO – 60)

PART ONE

(Answer all the questions)

1. Each question below gives a multiple choice of answers. Choose the most appropriate one and enter in the “OMR” answer sheet supplied with the question paper, following instructions therein. (1x10)

1.1 64K memory contains ________ words of 8 bits each?
A) 65,536
B) 64,536
C) 65,436
D) 65,546

1.2 Which one of the following CPU registers holds the address of the instructions (instructions
in the program stored in memory) to be executed next?
A) MAR (Memory address register)
B) MBR (Memory Buffer Register)
C) IR (Instruction Register)
D) PC (Program Counter)

A Level Computer System Architecture Syllabus

Objective

Objective of the course is to familiarize students about hardware design including logic design, basic structure and behavior of the various functional modules of the computer and how they interact to provide the processing needs of the user. This subject mainly focuses on the computer hardware and system software. It aims to describe the following aspects—

• Building blocks of the computer
• Computer Design
• Assembly Language Programming   

O Level Syllabus- M1-R4: IT TOOLS AND BUSINESS SYSTEMS

Objective of the Course 

The goal of this course is to present overview of IT tools used in day to day use of computers and database operations. The Course has been designed to provide knowledge on various hardware and software components of computer, operating system, various packages used for different applications, data base concepts & operations and various issues related to IT and application of IT.